TP 16.3 A CMOS Interface Circuit for Detection of 1.2Gb/s RZ Data
نویسندگان
چکیده
This CMOS interface circuit is used in a radar system that digitizes the reflected signal by a multi-gigahertz analog-to-digital converter (ADC) employing Josephson junctions, producing a returnto-zero (RZ) differential binary stream with 2mV peak-to-peak amplitude at 1.2Gb/s. The interface amplifies, detects, and demultiplexes the signal, generating a parallel output with 1Vpp amplitude at 150Mb/s so the subsequent digital signal processor can receive and process the data reliably.
منابع مشابه
Design of an Efficient Circuit for Data Rate Configuration in Power Amplifier Dedicated to Wireless Medical Applications
This paper presents a new circuit to configure power amplifier (PA) for return-to-zero on-off-keying (RZ-OOK) transmitters. The proposed PA works as a multimode structure with configurable data rate and output power. The programmable data rate function is achieved by duty cycle adjustment of input data and producing input RZ-data by a simple circuit, which leads to a linear scale of data rate w...
متن کامل10Gbps injection-locked CDR with a simple bit transition detector in 0.18µm CMOS technology
A new and simple bit transition detection technique for non-return-to-zero (NRZ) signals is described. The bit transition detector uses MOSFET transistor’s nonlinearity to extract return-to-zero (RZ) signals from NRZ signals. The resulting RZ signals can be used for injection-locking an oscillator, performing clock synchronization. A 10Gbps injection-locked clock and data recovery (CDR) circuit...
متن کاملLow-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کامل